The behaviour of


Precise Exceptions in Relaxed Architectures


```
Alasdair Armstrong Thomas Bauereiss
Ben Simner
Brian Campbell
```

Ohad Kammar² Jean Pichon-Pharabod³

Peter Sewell

1. U. Cambridge 2. U. Ediaburgh 3. U. Aarhus





5/W Architecture Specification

5/W Architecture Specification A Programming Language S/W

Architecture Specification


A Programming
Language

An exception is imprecise if the processor state when an exception is raised does not look exactly as if the instructions were executed sequentially in a strict program order


— Hennessy & Patterson, 5th ed, 2012

1970s


Architectural Text



Weak Memory - Observable Out-of-order Commit



Weak Memory - Observable Out-of-order Commit (Arm) Thread Thread 0 Write X=1 Vallowed



A Closer Look: Arm

An exception is precise if on taking the exception, the [register and memory] state is consistent with [...] having executed all the instructions up to [...] where the exception was taken, and none afterwards—The Arm Architecture Reference Manual

A Closer Look: Arm

An exception is precise if on taking the exception, the [register and memory] state is consistent with [...] having executed all the instructions up to [...] where the exception was taken, and none afterwards—The Arm Architecture Reference Manual

A Closer Look: Arm
Our Collected Data

	Name	m6g	m7g	m8g	odroid	m2	pi3	pi4	pi5
	MP+dmb+ctrl-svc	⁰ / _{16M}	0/ _{24M}	⁰ / _{12M}	⁰ / _{329M}	⁰ / _{360M}	⁰ / _{10M}	⁰ / ₂₃₀ M	⁰ / _{136M}
	MP+dmb+ctrlelr	⁰ / _{16M}	⁰ / _{24M}	⁰ / _{12M}	⁰ / _{329M}	⁰ / _{360M}	0/ _{30M}	⁰ / _{318M}	⁰ / _{130M}
	MP+svc-eret+addr						Control of the contro	^U 0/228M	¹² / _{136M}
	MP.EL1+dmb+dataesrsvc	⁰ / _{16M}	⁰ / _{24M}	⁰ / _{12M}	⁰ / _{16M}	Θ / Θ	⁰ / _{4M}	⁰ / _{14M}	⁰ / _{27M}
	S+dmb+svc	^U 0/ _{16M}	$^{\mathrm{U}_{0}}/_{\mathrm{24M}}$	^U 0/ _{12M}	^U 0/328M	^U 0/360M	$^{\mathrm{U}_{0}}/_{\mathrm{41M}}$	^U 0/222M	$^{\mathrm{U_0}}/_{\mathrm{101M}}$
	SB+dmb+eret	60/ _{16M}	120/ _{24M}	213/ _{12M}	262/ _{328M}	12K/ _{360M}	203K/ _{41M}	946K/ _{222M}	4K/ _{100M}
	SB+dmb+rfisvc-addr	4/ _{16M}	²³⁵ / _{24M}	1K/ _{12M}	305K/ _{328M}	¹² / _{360M}	1M/ _{30M}	7K/ _{316M}	^{197K} / _{128M}
	MP+dmb+fault	⁰ / _{16M}	⁰ / _{24M}	⁰ / _{12M}	⁰ / _{74M}	⁰ / ₀	⁰ / _{2M}	⁰ / _{46M}	⁰ / _{80M}

Data = # Seen # runs A Closer Look: Arm

A Tour of Arm: Context Sychronisation (1/3)

- (1) update context (write Sysreg)
- 2) Take/Relum from exception
- 3 Later instructions guaranteed to see new context

A Tour of Arm: Context Sychronisation (1/3)

- 1) update context (write Sysreg)
- 2) Take/Relum from exception => Wait for Control-flow
- 3 Later instructions guaranteed to see new context

A Tour of Arm: Context Sychronisation (1/3)

- (1) update context (write Sysreg)
- 2) Take/Relum from exception =>
- 3 Later instructions guaranteed to see new context

Wait for Control-flow 1 S/W relies on

D LD from memory

D ST to memory

Can fail _____ D LD from memory

2 ST to memory

Can fail ______ D LD from memory

if: can fail

Sync

7

D LD from memory


then: No Ooo Propagate

then: No Ooo Propagate


A tour of Arm: imprecise inconsistency (3/3)

fail DLD from memory
asynce (3) Takes (D. 2) Take Precise exception (3) ST to memory

A tour of Arm: imprecise inconsistency (3/3)



A tour of Arm: imprecise inconsistency (3/3)



What is <u>Precision</u>?

Our Contributions

- Catalogued a bunch of behaviours for Arm

 Li clarifying the intent
- Unearthing reality of Exceptions today

 4 Model + Test harness

```
"Arm-A exceptions"
                                 (* barrier-ordered-before
include "cos.cat"
                                 let bob =
include "arm-common.cat"
                                     [R] ; po ; [dmbld]
                                    | [W] ; po ; [dmbst]
                                    | [dmbst]; po; [W]
(* might-be speculatively
     executed *)
                                    [dmbld]; po; [R|W]
let speculative =
                                    | [L]; po; [A]
   ctrl
                                    [A | Q]; po; [R | W]
 addr; po
                                     [R | W]; po; [L]
 | if "SEA_R" then [R]; po
                                    | [dsb]; po
     else 0
 | if "SEA_W" then [W]; po
                                     contextually-or ered-
                                      before *)
      else 0
                                   t ctxob =
                                     speculative; [MS | CSE]
(* context-sync-events *)
                                     [MSR]; po; [CSE
let CSE =
                                     'CSE]; po
 | if "FEAT_ExS" & ~"EIS"
                                 (* async-ordered-before *)
     then 0 else TE
                                 let asyncob =
 | if "FEAT_ExS" & ~"EOS"
                                     speculative; [ASYNC]
    then 0 else ERET
                                   [ASYNC]; po
let ASYNC =
                                 (* Ordered-before *)
 TakeInterrupt
                                 let ob = (obs | dob | aob
(* observed by *)
                                   bob | ctxob | asyncob)+
let obs = rfe | fr | co
                                 (* Internal visibility
(* dependency-ordered-
                                      requirement *)
    before *)
                                 acyclic po-loc | fr | co |
let dob =
                                      rf as internal
   addr | data
 | speculative ; [W]
                                 (* External visibility
 | speculative ; [ISB]
                                      requirement *)
 | (addr | data); rfi
                                 irreflexive ob as external
(* atomic-ordered-before *)
                                 (* Atomic: Basic LDXR/STXR
let aob =
                                      constraint to forbid
                                      intervening writes. *)
| [range(rmw)]; rfi; [A|Q]
                                 empty rmw & (fre; coe) as
                                      atomic
```

```
(* contextually-ordered-
     before *)
let ctxob =
    speculative; [MSR|CSE]
    [MSR]; po; [CSE]
    [CSE]; po
```

```
"Arm-A exceptions"
                                 (* barrier-ordered-before
include "cos.cat"
                                 let bob =
include "arm-common.cat"
                                     [R] ; po ; [dmbld]
                                    | [W] ; po ; [dmbst]
(* might-be speculatively
                                    | [dmbst]; po; [W]
                                    [dmbld]; po; [R|W]
     executed *)
let speculative =
                                    [L]; po; [A]
   ctrl
                                    [A | Q]; po; [R | W]
                                     [R | W]; po; [L]
  addr; po
 | if "SEA_R" then [R]; po
                                    | [dsb]; no
      else 0
                                     contextually-or ered-
 | if "SEA_W" then [W]; po
                                      before *)
      else 0
                                   t ctxob =
                                     speculative; [MS | CSE]
(* context-sync-events *)
let CSE =
                                     [MSR]; po; [CSE
                                     'CSE]; po
 | if "FEAT_ExS" & ~"EIS"
                                 (* async-ordered-before *)
     then 0 else TE
                                 let asyncob =
 | if "FEAT_ExS" & ~"EOS"
                                     speculative; [ASYNC]
    then 0 else ERET
                                    [ASYNC]; po
let ASYNC =
 TakeInterrupt
                                 (* Ordered-before *)
                                 let ob = (obs | dob | aob |
(* observed by *)
                                   bob | ctxob | asyncob)+
let obs = rfe | fr | co
                                 (* Internal visibility
(* dependency-ordered-
                                      requirement *)
     before *)
                                 acyclic po-loc | fr | co |
let dob =
                                      rf as internal
   addr | data
                                 (* External visibility
 | speculative ; [W]
 | speculative ; [ISB]
                                      requirement *)
                                 irreflexive ob as external
 | (addr | data); rfi
(* atomic-ordered-before *)
                                 (* Atomic: Basic LDXR/STXR
let aob =
                                      constraint to forbid
                                      intervening writes. *)
| [range(rmw)]; rfi; [A|Q]
                                 empty rmw & (fre; coe) as
                                      atomic
```

(* contextually-ordered before *)
let ctxob =
 speculative; [MSR|CSE]
 [MSR]; po; [CSE]
 [CSE]; po

Model of interactions—

Not definition of Precision

I SCA Call to

- USe the model
 - · Verify H/w?
 - · Model-check S/W

- Other architectures?

 Catalogue ×86/RISC-v

 (Separately (3))



Call to ISCA

- USe the model
 - · Verify H/w?
 - · Model-check S/W

- Other architectures?
 - · Catalogue x86/Rise-v

 (Separately (3))
 - · Unified Definition?

ISCA Call to

- USE the model
 - · Verify H/w?
 - · Model-check S/W

- Other architectures?
 - · Catalogue x86/Rise-v

 (Separately (3))
 - · Unified Definition?

