




# Arm System Semantics

Ben Simner







ISA etc...



# Roadmap

- Recap on ISA
- Memory modelling
- Systems Architecture
- Modelling Process


# Recap: Arm ISA

## Arm<sup>®</sup> Architecture Reference Manual Armv8, for Armv8-A architecture profile

▼ C6.2 Alphabetical list of A64 base instruct...	1642
> C6.2.1 ABS	1643
> C6.2.2 ADC	1645
> C6.2.3 ADCS	1647
> C6.2.4 ADD (extended register)	1649
> C6.2.5 ADD (immediate)	1652
> C6.2.6 ADD (shifted register)	1654
> C6.2.7 ADDG	1656
> C6.2.8 ADDS (extended register)	1657
> C6.2.9 ADDS (immediate)	1660
> C6.2.10 ADDS (shifted register)	1662
> C6.2.11 ADR	1664
> C6.2.12 ADRP	1665
> C6.2.13 AND (immediate)	1666
> C6.2.14 AND (shifted register)	1668
> C6.2.15 ANDS (immediate)	1670
> C6.2.16 ANDS (shifted register)	1672
> C6.2.17 ASR (register)	1674
> C6.2.18 ASR (immediate)	1676
> C6.2.19 ASRV	1678
> C6.2.20 AT	1680
> C6.2.21 AUTDA, AUTDZA	1682
> C6.2.22 AUTDB, AUTDZB	1683
> C6.2.23 AUTIA, AUTIA1716, AUTIASP, A...	1684
> C6.2.24 AUTIB, AUTIB1716, AUTIBSP, A...	1686

### C6.2.4 ADD (extended register)

Add (extended register) adds a register value and a sign or zero-extended register value, followed by an op shift amount, and writes the result to the destination register. The argument that is extended from the <Rm> can be a byte, halfword, word, or doubleword.



#### 32-bit variant

Applies when `sf == 0`.

ADD <Wd|WSP>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}

$$\llbracket \text{ADD } x_i, x_j, x_k \rrbracket = \left( x_i := x_j + x_k \ \% \ 2^{64} \right)$$

$$\boxed{\text{ADD } x_i, x_j, x_k} = \left( x_i := x_j + x_k \ \% \ 2^{64} \right)$$

## Decoding 1

```
val decode64 : bits(32) -> unit
  effect {configuration, escape, undef, wreg, rreg, rmem,
         wmem}

function clause decode64
  ((_:bits(1) @ 0b0010001 @ _:bits(24) as op_code) if SEE
   <1066) = {
  SEE = 1066;
  Rd : bits(5) = op_code[4 .. 0];
  Rn : bits(5) = op_code[9 .. 5];
  imm12 : bits(12) = op_code[21 .. 10];
  shift : bits(2) = op_code[23 .. 22];
  S : bits(1) = [op_code[29]];
  op : bits(1) = [op_code[30]];
  sf : bits(1) = [op_code[31]];
  addsub_immediate_decode(Rd, Rn, imm12, shift, S, op, sf)
}
```

## Decoding 2

```
val addsub_immediate_decode :
  (bits(5), bits(5), bits(12), bits(2), bits(1), bits(1), bits(1))
  -> unit
  effect {escape, rreg, undef, wreg}

function addsub_immediate_decode(Rd, Rn, imm12, shift, S, op, sf) =
  {
  __unconditional = true;
  let 'd = UInt(Rd); let 'n = UInt(Rn);
  let 'datasize = if sf == 0b1 then 64 else 32;
  let sub_op = op == 0b1; let setflags = S == 0b1;
  imm : bits('datasize) = undefined : bits('datasize);
  match shift {
    0b00 => { imm = ZeroExtend(imm12, datasize) },
    0b01 => { imm = ZeroExtend(imm12 @ Zeros(12), datasize) },
    0b10 => { throw(Error_See("ADDG, SUBG")) },
    0b11 => { ReservedValue() }
  };
  __PostDecode();
  addsub_immediate(d, datasize, imm, n, setflags, sub_op)
}
```

## Execution

```
function addsub_immediate
  (d, datasize, imm, n, setflags, sub_op) = {
  result : bits('datasize) = undefined : bits('datasize);
  let operand1 : bits('datasize) = if n == 31 then SP()
    else X(n);
  operand2 : bits('datasize) = imm;
  nzcw : bits(4) = undefined : bits(4);
  carry_in : bits(1) = undefined : bits(1);
  if sub_op then {
    operand2 = ~(operand2);
    carry_in = 0b1
  } else {
    carry_in = 0b0
  };
  (result, nzcw) = AddWithCarry(operand1, operand2,
    carry_in);
  if setflags then {
    (PSTATE.N @ PSTATE.Z @ PSTATE.C @ PSTATE.V) = nzcw
  };
  if d == 31 & ~(setflags) then { SP() = result }
  else { X(d) = result }
}
```

## Auxiliary register-access functions

```
function aset_SP(value) = {
  assert('width == 32 | 'width == 64);
  if PSTATE.SP == 0b0 then {
    SP_EL0 = ZeroExtend(value)
  } else {
    match PSTATE.EL {
      e1 if e1 == EL0 => SP_EL0 = ZeroExtend(value),
      e1 if e1 == EL1 => SP_EL1 = ZeroExtend(value),
      e1 if e1 == EL2 => SP_EL2 = ZeroExtend(value),
      e1 if e1 == EL3 => SP_EL3 = ZeroExtend(value)
    }
  }
}

val aget_X : forall 'width 'n, 0 <= 'n <= 31 & 'width in {8, 16,
  32, 64}.
  (implicit('width), int('n)) -> bits('width) effect {rreg}

function aget_X(width, n) =
  if n != 31 then slice(_R[n], 0, width) else Zeros(width)
```


## Execution auxiliary functions

```
val AddWithCarry : forall ('N : Int), ('N >= 0 & 'N >= 0).
  (bits('N), bits('N), bits(1)) -> (bits('N), bits(4))

function AddWithCarry (x, y, carry_in) = {
  let 'unsigned_sum = UInt(x) + UInt(y) + UInt(carry_in);
  let 'signed_sum = SInt(x) + SInt(y) + UInt(carry_in);
  let result : bits('N) = __GetSlice_int('N, unsigned_sum,
    0);
  let n : bits(1) = [result['N - 1]];
  let z : bits(1) = if IsZero(result) then 0b1 else 0b0;
  let c : bits(1) = if UInt(result)==unsigned_sum then 0b0
    else 0b1;
  let v : bits(1) = if SInt(result)==signed_sum then 0b0
    else 0b1;
  return((result, ((n @ z) @ c) @ v))
}
```



# Multicore



$\mathbb{I}[\text{Instr}_1]$  ;

$\mathbb{I}[\text{Instr}_2]$

$\mathbb{I}[\text{Instr}_3]$  ;

$\mathbb{I}[\text{Instr}_4]$

$\mathbb{I}[\text{Instr}_1];$


$\mathbb{I}[\text{Instr}_2]$


$\mathbb{I}[\text{Instr}_3];$

$\mathbb{I}[\text{Instr}_4]$

||

# CPU: A Simplified Schematic





Not invisible to Software


↳ Not just side-channels!

How to give Semantics?

Insight #1: Instructions are effectful programs

$$\llbracket \text{ADD } x_i, x_j, x_k \rrbracket = \begin{array}{l} R_{\text{reg } j, \lambda v_1.} \\ R_{\text{reg } k, \lambda v_2.} \\ W_{\text{reg } i, v_1 \oplus v_2.} \end{array}$$


# Insight #2: Executions as graphs of events




$$T[i_1; i_2] = \Pi[i_1] \circ \Pi[i_2]$$

$$G[P_1 \parallel P_2] = T[P_1] \otimes T[P_2]$$

Insight #3: Only some graphs are valid



Insight #3: Only some graphs are valid



# Declarative Models

↳ a.k.a. "Axiomatic" models

$$\nu(X) = \text{acyclic}(X, \hat{r})$$

$$\llbracket P \rrbracket = \{X \mid X \in G \llbracket P \rrbracket \wedge \nu(X)\}$$

```

-- aarch64.cat --
(* Coherence-after *)
let ca = fr | co

(* Observed-by *)
let obs = rfe | fre | coe

(* Dependency-ordered-before *)
let dob = addr | data
  | ctrl; [W]
  | (ctrl | (addr; po)); [ISB]; po; [R]
  | addr; po; [W]
  | (ctrl | data); coi
  | (addr | data); rfi

(* Atomic-ordered-before *)
let aob = rmw
  | [range(rmw)]; rfi; [A | Q]

(* Barrier-ordered-before *)
let bob = po; [dmb.full]; po
  | [L]; po; [A]
  | [R]; po; [dmb.ld]; po
  | [A | Q]; po
  | [W]; po; [dmb.st]; po; [W]
  | po; [L]
  | po; [L]; coi

(* Ordered-before *)
let rec ob = obs
  | dob
  | aob
  | bob
  | ob; ob

(* Internal visibility requirement *)
acyclic po-loc | ca | rf as internal

(* External visibility requirement *)
irreflexive ob as external

```


# Systems Architecture


Why?

Verify Hypervisors  
and kernels

JITs and Compilers — Why?

High performance Synchronisation  
(e.g. RCU)





Arm-A

Arm - A

-----"usermode" Pre 2018-----  
Relaxed memory  
Atomics                      Mixed size  
Fences

Arm - A

Exceptions  
and interrupts  
↳ GIC

Ifetch  
& cache  
Maintenance

Devices  
↳ SMMU

----- "usermode" Pre 2018 -----  
Relaxed memory  
Atomics                  Mixed size  
Fences

Virtual  
memory  
& TLBI

System registers  
and configurations

# Arm - A

Exceptions and interrupts ↑  
↳ GIC ↓↓

Ifetch ↑  
& cache  
Maintenance

Devices ↓  
↳ SMMU


----- "usermode" Pre 2018 -----  
Relaxed memory  
Atomics      Mixed size  
Fences

Virtual memory ↑  
& TLBI

System registers ~  
and configurations ↓

# Systems Behaviours are implicit

$[STR \quad X_t, [X_n]] =$




# Systems Problems:

— Concurrency within a thread

```
-----  
| STORE L0, "GOTO L2" |  
| L0: Goto L1         |  
|      :              |  
|      :              |  
| L1: CALL f         |  
|      RETURN        |  
| L2: CALL g         |  
|      RETURN        |  
|-----|
```

Expected:  
Always call g

Reality:  
Non-det call f or g.



# Conclusion

- Architectures like Arm underpin all software
- Have tooling to build models integrated with ISA
- Systems features important and under-explored
- Talking with architects works

Thanks!

Jean Pichon-Pharaso

Shaked Flur

Christopher Pulte

Peter Sewell

Luc Marandet

Yeji Han

Alasdair Armstrong

Brian Campbell

Thomas Favier