

# Relaxed Systems Architecture: Instruction Fetching

Ben Simner

University of Cambridge

In collaboration with Shaked Flur, Christopher Pulte, Alasdair Armstrong,  
Jean Pichon, Luc Maranget<sup>1</sup> and Peter Sewell

---

<sup>1</sup>INRIA Paris

# Motivation

## Why?

Want to understand: TLBs, Instruction Caches, Interrupts


Want to prove: Operating Systems, JITs, Hypervisors

But first...

Computers are fast...

...but **terrible!**

# Intel (Skylake) die




2


---

<sup>2</sup>Source: [https://en.wikichip.org/wiki/intel/microarchitectures/skylake\\_\(client\)](https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client))


Intel (Skylake) die




# Intel (Skylake) die



# Intel (Skylake) die



# Intel (Skylake) die



## x86: Observable complexity

Dekker's/Peterson's mutual exclusion algorithm (extract)

Thread A

```
flagA ← 1;
```

```
while flagB  
    {};
```

```
print("A")
```

Thread B


```
flagB ← 1;
```

```
while flagA  
    {};
```

```
print("B")
```

x86 hardware can execute both prints!

# x86: TSO Architecture



# State of the Art

## Models:

- ▶ Abstract Hardware Operational
- ▶ Axiomatic-Style

# x86-TSO: Operational Semantics

- ▶ State = Abstracted Machine State

$$m : \langle M : \text{addr} \rightarrow \text{value}; \\ B : \text{tid} \rightarrow (\text{addr} \times \text{value}) \text{ list}; \rangle$$

- ▶ Structural Operational Semantics

$$m' = \langle m \text{ with } B := m.B \oplus (t \mapsto ((x, v) : m.B\ t))$$

---

WB


$$m \xrightarrow{t : Wx = v} m'$$

# x86-TSO: Axiomatic-Style


## Source Code

```
x ← 1;          y ← 1;  
print(y)        print(x)
```

### Potential Execution #1



### Potential Execution #2




...

# A Candidate Execution

Pre-execution = Set of Events + Induced Binary Relations  
(po/data/addr)

Candidate = Pre-execution + Existentially Quantified Relations (co/rf)



Definition of a *valid* Candidate  
("Axiomatic Model"):

$$\text{poWR} = \text{po} \cap (W \times R)$$

$$\text{uniproc} = \text{po-loc} \cup (\text{po} \setminus \text{poWR})$$

$$\text{fr} = \text{rf}^{-1}; \text{co}$$

$$\text{tso} = \text{rf} \cup \text{fr} \cup \text{co}$$


**axiom**: acyclic ( $\text{uniproc} \cup \text{tso}$ )

$\text{po}$  = Program-Order

$\text{rf}$  = Reads-From

# TSO: Forbidden Execution

## Forbidden Execution



## Axiomatic Model:

$$\text{poWR} = \text{po} \cap (\text{W} \times \text{R})$$

$$\text{uniproc} = \text{po-loc} \cup (\text{po} \setminus \text{poWR})$$

$$\text{fr} = \text{rf}^{-1} ; \text{co}$$

$$\text{tso} = \text{rf} \cup \text{fr} \cup \text{co}$$


$$\text{axiom : acyclic } (\text{uniproc} \cup \text{tso})$$

**po** = Program-Order

**rf** = Reads-From

# TSO: Allowed Execution

## Allowed Execution



## Axiomatic Model:

$$\text{poWR} = \text{po} \cap (W \times R)$$

$$\text{uniproc} = \text{po-loc} \cup (\text{po} \setminus \text{poWR})$$

$$\text{fr} = \text{rf}^{-1}; \text{co}$$

$$\text{tso} = \text{rf} \cup \text{fr} \cup \text{co}$$

$$\text{axiom : acyclic } (\text{uniproc} \cup \text{tso})$$

**po** = Program-Order

**rf** = Reads-From

**fr** = From-Reads

## “user-mode” concurrency

Much work not covered here:

- ▶ Fences
- ▶ Atomics
- ▶ Mixed-size
- ▶ Multi-copy atomicity
- ▶ Other Architectures: IBM Power, Arm, RISC-V

# Systems Architecture Semantics

**Instruction Fetch**

→  
ESOP2020

Exceptions and Interrupts

→  
with Ohad Kammar


Pagatables and TLBs

Devices and NVME

→  
Future Work ...

# JITs


## Just-In-Time Compilation



Compiled Code


# JITs

JIT: de-opt after executing g



# JITs

JIT: re-compile



# ARMv8: How to safely modify code?

The code is complete for the shareability domain.

If software requires coherency between instruction execution and memory, it must manage this coherency using *Context synchronization events* and cache maintenance instructions. The following code sequence can be used to allow a PE to execute code that the same PE has written.

```
; Coherency example for data and instruction accesses within the same Inner Shareable domain.  
; Enter this code with <Wt> containing a new 32-bit instruction,  
; to be held in Cacheable space at a location pointed to by Xn.  
    STR Wt, [Xn]  
    DC CVAU, Xn      ; Clean data cache by VA to point of unification (PoU)  
    DSB ISH          ; Ensure visibility of the data cleaned from cache  
    IC IVAU, Xn      ; Invalidate instruction cache by VA to PoU  
    DSB ISH          ; Ensure completion of the invalidations  
    ISB              ; Synchronize the fetched instruction stream
```

# RISC-V/x86/Power: How to?


Similar for IBM Power

Much easier on x86

RISC-V not decided yet ...

Focus on **ARMv8-A** for rest of talk...

# An Instruction Fetching Test




## Real A64 Assembly

Initial state: 0:W0="B l1", 0:X1=f	
<b>Thread 0</b>	f
STR W0, [X1] BL f	f: B l0 l1: MOV X0,#2 RET l0: MOV X0,#1 RET
Allowed: 1:X0=1	


Relaxed Result Observed in ~99% of experimental runs on multiple devices.

# An Architectural Model!

```
Write f = "print(2)"  
CALL f  
:  
f : print(1)  
RETURN  
:  
Source Code
```




# An Architectural Model!




# Unexpected Coherence!

Thread A



Thread B



If `f` executes `print(2)`  
Then `print(f)` must print the updated memory (2).

# Real A64 Assembly


Initial state: $\theta : W_0 = "B \ l1"$ , $\theta : X_1 = f$ , $1 : X_2 = f$		
Thread 0	Thread 1	f
STR $W_0$ , [X1]	BL f LDR X1, [X2]	f: B l0 l1: MOV X0, #2 RET l0: MOV X0, #1 RET
Forbidden: $1 : X_0 = 2$ , $1 : X_1 = "B \ l0"$		

## Other Phenomena

Not Mentioned Here:

- ▶ (In)coherence
- ▶ Multiple images in I-cache
- ▶ Multiple images in D-cache(s)
- ▶ Direct Data Intervention
- ▶ Speculating cache maintenance
- ▶ O/S Migration
- ▶ and others . . .


# Operational Model




## Operational State

$$m : \langle ts : tid \mapsto \text{instruction\_tree} \\ ss : \text{storage\_subsystem} \rangle$$
$$\text{storage\_subsystem} : \langle \text{mem} : \text{write list} \\ \text{icache} : tid \mapsto \text{write set} \\ \text{dcache} : \text{write list} \\ \dots \rangle$$

# Thread State




# Thread State



# Thread State

## Explicit Speculation



## Operational: Transitions

Transitions:

- ▶ Step ISA Spec
- ▶ Memory Read/Write
- ▶ ...
- ▶ Fetch Request
- ▶ Fetch Instruction (from icache)
- ▶ Decode Instruction
- ▶ ...
- ▶ Update Instruction Cache
- ▶ Flow Writes into Memory
- ▶ Reset Instruction



\*exact names may vary

## Operational Rule (prose)


**Flow Writes into Memory** An instruction  $i$  in the state  $\text{Perform\_DC}(\text{address}, \text{state\_cont})$  can complete if all po-previous DMB ISH and DSB ISH instructions have finished. Action:

1. For the most recent writes  $ws$  which are in the same data cache line of minimum size in the abstract data cache as  $address$ , update the memory with  $ws$ ;
2. Remove all those writes from the abstract data cache.
3. Set the state of  $i$  to Plain( $\text{state\_cont}$ ).

## Operational Rule (lem)

```
let flat_propagate_dc params state _cmr addr =
  (* remove all to that cacheline from buffer *)
  let (overlapping, fetch_buf) =
    List.partition
      (write_overlaps_with_addr (cache_line_fp addr))
      state.flat_ss_fetch_buf
  in
  (* flow the overlapping writes into memory *)
  List.foldr
    (fun write state ->
       flat_write_to_memory params state write)
    (<| state with flat_ss_fetch_buf = fetch_buf |>)
  overlapping
```

# RMEM



<https://www.cl.cam.ac.uk/~pes20/rmem/>

# Axiomatic-Style Model

```
let iseq = [W];(wco&scl);[DC];
           (wco&scl);[IC]
(* Observed-by *)
let obs = rfe | fr | wco
             | irf | (ifr;iseq)
(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
             | [IF]; fe
             | [ISB]; fe-1; fpo
(* Dependency-ordered-before *)
let dob = addr | data
             | ctrl; [W]
             | (ctrl | (addr; po)); [ISB]
             | addr; po; [W]
             | (addr | data); rfi
(* Atomic-ordered-before *)
let aob = rmw
             | [range(rmw)]; rfi; [A|Q]
(* Barrier-ordered-before *)
let bob = [R|W]; po; [dmb.sy]
             | [dmb.sy]; po; [R|W]
             | [L]; po; [A]
             | [R]; po; [dmb.ld]
| [dmb.ld]; po; [R|W]
| [A|Q]; po; [R|W]
| [W]; po; [dmb.st]
| [dmb.st]; po; [W]
| [R|W]; po; [L]
| [R|W|F|DC|IC]; po; [dsb.ish]
| [dsb.ish]; po; [R|W|F|DC|IC]
| [dmb.sy]; po; [DC]
(* Cache-op-ordered-before *)
let cob = [R|W]; (po&scl); [DC]
             | [DC]; (po&scl); [DC]
(* Ordered-before *)
let ob = obs|fob|dob|aob|bob|cob
(* Internal visibility requirement *)
acyclic (po-loc|fr|co|rf) as internal
(* External visibility requirement *)
acyclic ob as external
(* Atomic *)
empty rmw & (fre; coe) as atomic
(* Constrained unpredictable *)
let cff = ([W];loc;[IF]) \
             ob+-1 \ (co;iseq;ob+)
cff_bad cff ≡ CU
```

# Axiomatic-Style Model


```

let iseq = [W];(wco&scl);[DC];
      (wco&scl);[IC]
(* Observed-by *)
let obs = rfe | fr | wco
    | irf | (ifr;iseq)
(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
    | [IF]; fe
    | [ISB]; fe-1; fpo
(* Dependency-ordered-before *)
let dob = addr | data
    | ctrl; [W]
    | (ctrl | (addr; po)); [ISB]
    | addr; po; [W]
    | (addr | data); rfi
(* Atomic-ordered-before *)
let aob = rmw
    | [range(rmw)]; rfi; [A|Q]
(* Barrier-ordered-before *)
let bob = [R|W]; po; [dmb.sy]
    | [dmb.sy]; po; [R|W]
    | [L]; po; [A]
    | [R]; po; [dmb.ld]
| [dmb.ld]; po; [R|W]
| [A|Q]; po; [R|W]
| [W]; po; [dmb.st]
| [dmb.st]; po; [W]
| [R|W]; po; [L]
| [R|W|F|DC|IC]; po; [dsb.ish]
| [dsb.ish]; po; [R|W|F|DC|IC]
| [dmb.sy]; po; [DC]
(* Cache-op-ordered-before *)
let cob = [R|W]; (po&scl); [DC]
    | [DC]; (po&scl); [DC]
(* Ordered-before *)
let ob = obs|fob|dob|aob|bob|cob
(* Internal visibility requirement *)
acyclic (po-loc|fr|co|rf) as internal
(* External visibility requirement *)
acyclic ob as external
(* Atomic *)
empty rmw & (fre; coe) as atomic
(* Constrained unpredictable *)
let cff = ([W];loc;[IF]) \
            ob+-1 \ (co;iseq;ob+)
cff_bad cff ≡ CU


```

## Axiomatic ifetch: an example

Initial state: $W_0 = "B \ l1"$ $X_1 = f$
<b>STR W0 , [X1] // (b)</b> <b>DC CVAU,X1 // (d)</b> DSB ISH <b>IC IVAU,X1 // (h)</b> DSB ISH <b>ISB // (l)</b> <b>BL f // (m)</b>
Forbidden: $X_0 = 1$



# A Forbidden Instruction Fetch



```

let iseq = [W];(wco&scl);[DC];
      (wco&scl);[IC]

(* Observed-by *)
let obs = irf | (ifr;iseq)


(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
| [IF]; fe
| [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
| [R|W|F|DC|IC]; po; [dsb.ish]
| [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
  
```

# A Forbidden Instruction Fetch



```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = irf | (ifr;iseq)


(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
         | [IF]; fe
         | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
         | [R|W|F|DC|IC]; po; [dsb.ish]
         | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch



```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = irf | (ifr;iseq)


(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
         | [IF]; fe
         | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
         | [R|W|F|DC|IC]; po; [dsb.ish]
         | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch



```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = ifr | (ifr;iseq)


(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
         | [IF]; fe
         | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
         | [R|W|F|DC|IC]; po; [dsb.ish]
         | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch



```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = irf | (ifr;iseq)


(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
         | [IF]; fe
         | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
         | [R|W|F|DC|IC]; po; [dsb.ish]
         | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch



```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = irf | (ifr;iseq)


(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
         | [IF]; fe
         | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
         | [R|W|F|DC|IC]; po; [dsb.ish]
         | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch



```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = ifr | (ifr;iseq)


(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
         | [IF]; fe
         | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
         | [R|W|F|DC|IC]; po; [dsb.ish]
         | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch



```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = ifr | (ifr;iseq)

(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
         | [IF]; fe
         | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
         | [R|W|F|DC|IC]; po; [dsb.ish]
         | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch

a:fetch

c:fetch


e:fetch

g:fetch

i:fetch

k:fetch

m:fetch f=B l0



```
let iseq = [W];(wco&scl);[DC];  
          (wco&scl);[IC]  
  
(* Observed-by *)  
let obs = ifr | (ifr;iseq)  
  
(* Fetch-ordered-before *)  
let fob = [IF]; fpo; [IF]  
        | [IF]; fe  
        | [ISB]; fe-1; fpo  
  
(* Barrier-ordered-before *)  
let bob = ...  
        | [R|W|F|DC|IC]; po; [dsb.ish]  
        | [dsb.ish]; po; [R|W|F|DC|IC]  
  
(* Ordered-before *)  
let ob = obs | fob | bob  
  
(* External visibility requirement *)  
acyclic ob
```

# A Forbidden Instruction Fetch

a:fetch

b:write f=B l1

c:fetch

d:DC

e:fetch

f:DSB

g:fetch

h:IC

i:fetch

j:DSB

k:fetch

l:ISB

m:fetch f=B l0

fob

```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = irf | (ifr;iseq)

(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
          | [IF]; fe
          | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
          | [R|W|F|DC|IC]; po; [dsb.ish]
          | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch

a:fetch

b:write f=B l1

c:fetch

d:DC

e:fetch

f:DSB

g:fetch

h:IC

i:fetch

j:DSB

k:fetch

l:ISB

m:fetch f=B l0

fob

```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = irf | (ifr;iseq)

(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
          | [IF]; fe
          | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
          | [R|W|F|DC|IC]; po; [dsb.ish]
          | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch

a:fetch

b:write f=B l1

c:fetch

d:DC

e:fetch

f:DSB

g:fetch

h:IC

i:fetch

j:DSB

k:fetch

l:ISB

m:fetch f=B l0

ob

```
let iseq = [W];(wco&scl);[DC];
          (wco&scl);[IC]

(* Observed-by *)
let obs = irf | (ifr;iseq)

(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
         | [IF]; fe
         | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
         | [R|W|F|DC|IC]; po; [dsb.ish]
         | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# A Forbidden Instruction Fetch

a:fetch

b:write f=B l1

c:fetch

d:DC

e:fetch

f:DSB

g:fetch

h:IC

i:fetch

j:DSB

k:fetch

l:ISB

m:fetch f=B l0

ob

ob

ob

ob

```
let iseq = [W];(wco&scl);[DC];
      (wco&scl);[IC]

(* Observed-by *)
let obs = irf | (ifr;iseq)


(* Fetch-ordered-before *)
let fob = [IF]; fpo; [IF]
          | [IF]; fe
          | [ISB]; fe-1; fpo

(* Barrier-ordered-before *)
let bob = ...
          | [R|W|F|DC|IC]; po; [dsb.ish]
          | [dsb.ish]; po; [R|W|F|DC|IC]

(* Ordered-before *)
let ob = obs | fob | bob

(* External visibility requirement *)
acyclic ob
```

# Modelling Process



# Validation

## Validating the model:

- ▶ approx. 35 hand-written tests.
- ▶ approx. 1500 auto-generated tests.

Ran on multiple devices and compared results to our models:  
 Found some hardware bugs;  
 Many places hardware not as relaxed as architecture allows!

	Status	Total	Snapdragon 810 A53	Snapdragon 810 A57	Tegra K1	Snapdragon 820	Exynos 8895 A53	Exynos 8895 M2
CoFF	Allow	294K/2.8G	291K/620M	<i>v</i> 0/430M	<i>v</i> 0/30M	<i>v</i> 0/520M	3.0K/580M	<i>v</i> 0/600M
CoFF-isp	Allow	211K/2.8G	200K/620M	<i>v</i> 0/430M	<i>v</i> 0/30M	<i>v</i> 0/520M	11K/580M	<i>v</i> 0/600M
CoFF-branches	Allow	<i>v</i> 0/550M	?	?	<i>v</i> 0/30M	<i>v</i> 0/520M	?	?
CoFR	Forbid	0/2.8G	0/620M	0/430M	0/30M	0/520M	0/580M	0/600M
CoRF	Allow	979M/2.8G	231M/620M	179M/430M	6.2K/30M	124M/520M	238M/580M	207M/580M
CoRF+ctrl-isp	Allow	2.2G/2.8G	422M/620M	411M/430M	<i>v</i> 0/30M	506M/520M	343M/580M	540M/580M
FOW	Allow	<i>v</i> 0/1.1G	<i>v</i> 0/310M	?	?	<i>v</i> 0/250M	<i>v</i> 0/290M	<i>v</i> 0/290M
ISA2+dmbo+achesync+ctrl-isp	Allow	<i>v</i> 0/1.1G	<i>v</i> 0/310M	?	?	<i>v</i> 0/250M	<i>v</i> 0/290M	<i>v</i> 0/290M
ISA2+dmbo+dsb-achesync+ctrl-isp	Forbid	0/1.1G	0/310M	?	?	0/250M	0/290M	0/290M
ISA2.F+dc-dmb+dsb-ic-dsb+ctrl-isp	Allow	<i>v</i> 0/2.9G	<i>v</i> 0/910M	?	?	<i>v</i> 0/250M	<i>v</i> 0/850M	<i>v</i> 0/850M
ISA2.F+dc-dsb+dsb-ic+ctrl-isp	Forbid	0/2.9G	0/910M	?	?	0/250M	0/850M	0/850M
MPFF	Allow	972K/2.7G	548K/620M	39K/430M	<i>v</i> 0/30M	26K/500M	353K/560M	5.5K/580M
MP.FF+cachesync+po	Forbid	0/2.7G	0/620M	0/430M	0/30M	0/500M	0/560M	0/580M
MP.FF+dmbo+po	Allow	453K/2.7G	287K/620M	13K/430M	<i>v</i> 0/30M	3.9K/500M	142K/560M	6.0K/580M
MP.FR+dmbo+po	Forbid	0/2.7G	0/620M	0/430M	0/30M	0/500M	0/560M	0/580M
MP.R RF+addr-achesync+dmb+ctrl-isp	Forbid	0/1.1G	0/300M	?	?	0/250M	0/280M	0/290M
MP.RF+cachesync+ctrl	Allow	3.4K/2.7G	1.3K/600M	556/420M	<i>v</i> 0/30M	1.5K/500M	30/560M	<i>v</i> 0/580M
MP.RF+cachesync+ctrl-isp	Forbid	<i>v</i> 7/2.7G	0/600M	0/430M	0/30M	<i>v</i> 7/500M	0/560M	0/580M
MP.RF+dc+ctrl-isp	Allow	5.6G/6.8G	1.4G/1.8G	797M/1.0G	<i>v</i> 0/30M	491M/500M	1.4G/1.7G	1.6G/1.7G
MP.RF+dc-dmb+ctrl-isp	Allow	5.7G/6.8G	1.4G/1.8G	832M/1.0G	<i>v</i> 0/30M	490M/500M	1.3G/1.7G	1.6G/1.7G
MP.RF+dc+dsb+ctrl-isp	Allow	5.6G/6.7G	1.4G/1.8G	795M/1.0G	<i>v</i> 0/30M	492M/500M	1.3G/1.7G	1.6G/1.7G
MP.RF+dc-dsb-ic-dsbnsh+ctrl-isp	Allow	216M/6.7G	<i>v</i> 0/1.8G	<i>v</i> 0/1.0G	<i>v</i> 0/30M	216M/500M	<i>v</i> 0/1.7G	<i>v</i> 0/1.7G
MP.RF+ic+ctrl-isp	Allow	985M/2.7G	<i>v</i> 0/600M	417M/420M	<i>v</i> 0/20M	13/500M	<i>v</i> 0/560M	568M/580M
MP.RFF+dc-dsb+ctrl-isp	Allow	1/6.7G	1/1.8G	<i>v</i> 0/1.0G	<i>v</i> 0/30M	<i>v</i> 0/500M	<i>v</i> 0/1.7G	<i>v</i> 0/1.7G
MP.RFF+dc-dsb+ctrl-isp	Allow	<i>v</i> 0/6.7G	<i>v</i> 0/1.8G	<i>v</i> 0/1.0G	<i>v</i> 0/30M	<i>v</i> 0/500M	<i>v</i> 0/1.7G	<i>v</i> 0/1.7G
MP.RRF+dmbo+addr-cachesync-isp	Allow	<i>v</i> 0/2.7G	<i>v</i> 0/600M	<i>v</i> 0/420M	<i>v</i> 0/20M	<i>v</i> 0/500M	<i>v</i> 0/500M	<i>v</i> 0/580M
SM	Allow	5.4G/5.4G	1.2G/1.2G	840M/840M	38M/40M	1.0G/1.0G	1.1G/1.1G	1.2G/1.2G
SM+RW	Allow	<i>v</i> 0/2.7G	<i>v</i> 0/600M	<i>v</i> 0/420M	<i>v</i> 0/20M	<i>v</i> 0/500M	<i>v</i> 0/560M	<i>v</i> 0/580M
SM+RW-RW	Forbid	0/1.1G	0/300M	?	?	0/250M	0/280M	0/290M
SM+cachesync	Allow	4.2G/5.4G	1.2G/1.2G	840M/840M	<i>v</i> 0/40M	1.0G/1.0G	1.1G/1.1G	<i>v</i> 0/1.2G

# Future

- ▶ Exceptions and Interrupts
- ▶ Pagetables and TLBs
- ▶ Devices, DMA, Non-Volatile Memory

So far:

- ▶ Re-cap “relaxed-memory” / x86-TSO.
  - ▶ Operational & “Axiomatic” models
- ▶ JIT usage
- ▶ Arm self-modifying code
- ▶ ARMv8 Architectural Operational Model
- ▶ ARMv8 Axiomatic Model
- ▶ Modelling and validation