

Modelling Systems Architecture

Ben Simner'

and

Shaked Flur¹, Christopher Pulte¹, Luc Maranget², Jean Pichon-Pharabod¹, Alasdair Armstrong¹, Peter Sewell¹

> ¹University of Cambridge ²INRIA Paris

Background: the "architecture"



Arm[•] Architecture Reference Manual Armv8, for Armv8-A architecture profile

C6.2.66 CRC32B, CRC32H, CRC32W, CRC32X

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x04C11DB7 is used for the CRC calculation.

In Armv8-A, this is an OPTIONAL instruction, and in Armv8.1 it is mandatory for all implementations to implement it.

_____Note _____

ID_AA64ISAR0_EL1.CRC32 indicates whether this instruction is supported.

31 30 29 28 27 26 25 24 23 22 21 20	16	15 14 13 ⁻	12 11 10	9 5	4 0
sf 0 0 1 1 0 1 0 1 1 0	Rm	0 1 0	0 sz	Rn	Rd
			С		

CRC32B variant

Applies when sf == 0 & sz == 00.

CRC32B <Wd>, <Wn>, <Wm>

CRC32H variant

C6.2.66 CRC32B, CRC32H, CRC32W, CRC32X

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x04C11DB7 is used for the CRC calculation.

In Armv8-A, this is an OPTIONAL instruction, and in Armv8.1 it is mandatory for all implementations to implement it.

_____Note _____

ID_AA64ISAR0_EL1.CRC32 indicates whether this instruction is supported.

31 30 29 28 27 26 25 24 23 22 21 20	16	15 14 13	12 11 10	9 5	4 0
sf 0 0 1 1 0 1 0 1 1 0	Rm	0 1 0	0 sz	Rn	Rd
			С		

CRC32B variant

Applies when sf == 0 & sz == 00.

CRC32B <Wd>, <Wn>, <Wm>

CRC32H variant

C6.2.66 CRC32B, CRC32H, CRC32W, CRC32X

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x04C11DB7 is used for the CRC calculation.

In Armv8-A, this is an OPTIONAL instruction, and in Armv8.1 it is mandatory for all implementations to implement it.

_____Note _____

ID_AA64ISAR0_EL1.CRC32 indicates whether this instruction is supported.

31 30	29	28	27	26	25	24	23	22	21	20	16	15	14	13	12	11 10	9		5	4		0
sf 0	0	1	1	0	1	0	1	1	0	Rm		0	1	0	0	SZ		Rn			Rd	
															С							

CRC32B variant

Applies when sf == 0 & sz == 00.

CRC32B <Wd>, <Wn>, <Wm>

CRC32H variant

C6.2.66 CRC32B, CRC32H, CRC32W, CRC32X CRC32X variant Applies when sf == 1 & sz == 11. CRC32X <Wd>, <Wn>, <Xm> Decode for all variants of this encoding if !HaveCRCExt() then UNDEFINED; integer d = UInt(Rd): integer n = UInt(Rn);integer m = UInt(Rm);if sf == '1' && sz != '11' then UNDEFINED; if sf == '0' && sz == '11' then UNDEFINED; integer size = 8 << UInt(sz);</pre> Assembler symbols Is the 32-bit name of the general-purpose accumulator output register, encoded in the "Rd" field. <Wd> Is the 32-bit name of the general-purpose accumulator input register, encoded in the "Rn" field. <Wn> Is the 64-bit name of the general-purpose data source register, encoded in the "Rm" field. <Xm> Copyright © 2013-2019 Arm Limited or its affiliates. All rights reserved. C6-866 ARM DDI 0487E.a Non-Confidential ID070919

E	CRC32X variant
	A64 Base Instruction Descriptions C6.2 Alphabetical list of A64 base instructions
	<wm> Is the 32-bit name of the general-purpose data source register, encoded in the "Rm" field.</wm>
	<pre>Operation bits(32) acc = X[n]; // accumulator bits(size) val = X[m]; // input value bits(32) poly = 0x04C11DB7<31:0>;</pre>
	<pre>bits(32+size) tempacc = BitReverse(acc):Zeros(size); bits(size+32) tempval = BitReverse(val):Zeros(32); // Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation X[d] = BitReverse(Poly32Mod2(tempacc EOR tempval, poly));</pre>
26-866	Operational information
_	If PSTATE.DIT is 1:

8

Operation

```
bits(32) acc = X[n]; // accumulator
bits(size) val = X[m]; // input value
bits(32) poly = 0x04C11DB7<31:0>;
```

```
bits(32+size) tempacc = BitReverse(acc):Zeros(size);
bits(size+32) tempval = BitReverse(val):Zeros(32);
```

// Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation
X[d] = BitReverse(Poly32Mod2(tempacc EOR tempval, poly));

ASL

Example of Observable Speculation

MP+dmb.sy+c	<u>trl</u>	AArch64						
Initial state: x=0; y=0; X0=x; X1=y; 0:X2=1;								
Thread 0			Threa	d 1				
STR X2,[X0] DMB SY	//a //b	LDR CBZ	X2,[X1] X2,end		//d			
STR X2,[X1]	//c	LDR end:	X3,[X0]		//e			
Allowed: 1:X2=1; 1:X3=0;								



Abstract Microarchitecture







RMEM Exhaustive Architecture Explorer

RMEM AArch64 MP+dmb.sy+ctrlLoaLink to this state Help	d litmus Load E	ELF Model Next	Back Resta	art Search 🔻	Execution -	Interface 🔻	Graph 🕇
Sources Download Edit	Graph v		Refresh Dow	vnload .dot c	entre – 1009	∕₀ + ↔	\$ ×
- 100% + <> ≎ ×	init0:W 0x1100 (x)/4=0 init1:W 0x1000 (y)/4=0	Thread 0			Thread 1		
AArch64 MP+dmb.sy+ctrl			-				_
1 AArch64 MP+dmb.sy+ctrl		0:1 MOV W0,#1]	4:satisfy memory read from r	1:1 LDR W0,[X1] nemory: c:R 0x1000 (y)/4 = [0 f	rom init1:W 0x1000 (y)/4=(2]
3 Prefetch=0:x=F,0:y=W,1:y=F,1:x=T		data	-				
5 Orig=DMB.SYdWW Rfe DpCtrldR Fre		0:2 STR W0,[X1 0:propagate memory write to storage] <mark>e: a:W 0x1100 (x)/4=1</mark>		1:2 CBZ W0,end		
6 { 7 0:X1=x; 0:X3=y;		a:W 0x1100 (x)/4=	-1				
8 1:X1=y; 1:X3=x; 9 }			Г		1:3 LDR W2.[X3]		
10 P0 P1 ; 11 MOV W0,#1 LDR W0,[X1] ;		0:3 DMB SY		5:satisfy memory read from r	nemory: d:R 0x1100 (x)/4 = [0 fi	rom init0:W 0x1100 (x)/4=0	end:1:5
12 STR W0,[X1] CBZ W0,end ; 13 DMB SY LDR W2,[X3] ;		0.4 MOV W2 #4					
14 MOV W2,#1 end: ; 15 STR W2,[X3] ;		$\frac{0.4 \text{ mOV W}_{2,\text{#I}}}{2:\text{register write: R2 = } 0x_{-} \frac{63'000}{2}}$	00000000000000001		end:1:4 NOP		
16 exists 17 (x=1 /\ y=1 /\ 1:X0=1 /\ 1:X2=0)							
	<u>3:re</u>	0:5 STR W2,[X3 gister read: R3 = 0x_63'0000000000] 01000 (y) from initialstate				
			Test	t MP+dmb.sy+ctrl			

Systems Software

- Self-modifying Code (Completed)
- Exceptions and Interrupts (Partial)
- TLB Maintenance (Soon ...)
- Devices and System MMU (Eventually ...)

Systems Software

Self Modifying Code:

- Hypervisors
- Linux
- JITs

Example: Observable Instruction Hazard



Example: cache maintenance



Example: cache maintenance



Modelling Process



System Model

```
if memop == MemOp_LOAD & wback & n == t & n != 31 then {
  UnallocatedEncoding(); /* ARM:
  Constraint c = ConstrainUnpredictable();
  assert( c vIN [Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constr
  switch c {
    Constraint_WBSUPPRESS => wback = false /* writeback is suppressed */
    Constraint_UNKNOWN => wb_unknown = true /* writeback is UNKNOWN */
    Constraint_UNDEF => UnallocatedEncoding()
    Constraint_NOP => EndOfInstruction()
  };*/
};
```

```
let flat_try_fetch_relaxed_from_icache params state tl =
  let addr = tl.tl_label.fr_addr in
  match Map.lookup tl.tl_label.fr_tid state.flat_ss_icaches with
  | Nothing -> failwith "flat_try_fetch_relaxed unknown thread"
  | Just icache ->
    let fp = (addr, 4) in
    let overlaps ((w,s) : write*slices) : bool =
        overlapping_slices (w.w_addr,s) (fp,[complete_slice fp]) in
    let matched_ws = [w | forall (w MEM icache.ic_memory) | overlaps w] in
    let mrss = possible_fetches_from_write_slices fp matched_ws in
    let makeFetch mrs =
        let fdo = tl.tl_label.fr_decode addr mrs in
        (T_fetch (<| tl with tl_suppl = Just (Fetched_Mem mrs fdo) |>), Just (fun() -> state)) in
    List.map makeFetch mrss
```



Models from Models



let obs = rfe | fre | coe let dob = addr | data | ctrl;[W] . . . let bob = po; [dmb]; po . . . let ob = obs | dob | aob | bob **Axiom**: ob acyclic

Axiomatic-Style

. . .

Operational

Conclusion

<u>https://cl.cam.ac.uk/~bs630/</u>

Ben.Simner@cl.cam.ac.uk

- Architecture made up of ISA and System model
- Arm have precisely specified the ISA in their ASL language.
- System models describe concurrent execution of many instructions.
- Models help programmers understand the architecture and check correctness of their programs.
- Systems software rely on parts of the architecture the ISA and system model do not cover (yet):
 - Instruction Fetch
 - Exceptions & Interrupts
 - Pagetables