

Precise Exceptions in Relaxed Architectures

Ben Simner¹ Alasdair Armstrong¹ Thomas Bauereiss¹ Brian Campbell²
Ohad Kammar² Jean Pichon-Pharabod³ Peter Sewell¹

...in collaboration with Arm


¹University of Cambridge ²University of Edinburgh ³Aarhus University
2025-06

Precision (à la Hennessy & Patterson):
exceptions appear to execute **between** instructions


sequential definition
incompatible?
w/ relaxed architectures (e.g. Arm)

Relaxed memory — Observably out-of-order on Arm

Arm, RISC-V, and POWER allow observable out-of-order and speculative execution



[A tree of partially and completely executed fetch-decode-execute instances, on a single hardware thread, in real-hardware or operational-model execution.]



Precision: not just a fence?

- out-of-order execution **across** exceptions?
- speculation?
- store forwarding?
- context synchronisation?
- external aborts: **might-raise-exception**?
- interrupts? ...and the GIC?
- **how to specify all this**, w.r.t. the architectural intent, hardware behaviour, and system-software requirements?

Contributions

Testing hardware: Custom test harness with over 60 hand-written litmus tests.

```
Thread 0      Thread 1
a:W x=1      e:W y=1
  |           |
  | po        | po
b: SVC      f: SVC
  |           |
  | po        | po
c: ERET      g: ERET
  |           |
  | po        | po
d:R y=0      h:R x=0
```

```
rpis5 $ ./harness_kvm SB+svc-erets -n500k -q
Test SB+svc-erets Allowed
States 4
229760:>0:X2=1;1:X2=1;
95467:>0:X2=0;1:X2=1;
174771:>0:X2=1;1:X2=0;
2:>0:X2=0;1:X2=0;
0k
Witnesses
Positive: 2 Negative: 499998
Observation SB+svc-erets Sometimes 2 499998
Time SB+svc-erets 214.449
```

Name	m6g	m7g	m8g	odroid	m2	pi3	pi4	pi5
MP+ddb+ctrl-svc	0/16H	0/24H	0/12H	0/32H	0/36H	0/16H	0/238H	0/136H
MP+ddb+ctrl-lr	0/16H	0/24H	0/12H	0/32H	0/36H	0/36H	0/318H	0/138H
MP+svc-eret+addr	0/16H	0/24H	0/12H	149K/328H	0/36H	376/9H	0/228H	12/136H
MP.EL1+ddb+dataersvc	0/16H	0/24H	0/12H	0/16H	0/0	0/4H	0/14H	0/27H
S+ddb+svc	0/16H	0/24H	0/12H	0/328H	0/36H	0/41H	0/222H	0/163H
SB+ddb+eret	60/16H	128/24H	213/12H	262/328H	12K/36H	283K/41H	946K/222H	4K/188H
SB+ddb+rfisvc-addr	4/16H	235/24H	1K/12H	385K/328H	12/36H	1H/36H	7K/316H	197K/128H
MP+ddb+fault	0/16H	0/24H	0/12H	0/74H	0/0	0/2H	0/46H	0/88H

A Model for Arm: OoO over exceptions.

[Selected results. Observations/total runs. ^U = Allowed-but-unseen.]

Runnable in the Isla symbolic evaluator for Sail:

```
$ isla-axiomatic [...] -model exn.cat SB+svc-erets.litmus.toml
SB+svc-erets allowed (1 of 1) 2785ms .....
```

```
"Arm-A exceptions"
include "cos.cat"
include "arm-common.cat"
(* might-be speculatively executed *)
let speculative =
  ctrl | addr(po)
  | if "SEA.R" then [R]; po else 0
  | if "SEA.W" then [W]; po else 0
(* context-sync-events *)
let CSE =
  ISB
  | if "FEAT.EAS" & ~"EIS" then 0
else TE
  | if "FEAT.EAS" & ~"EIS" then 0
  else ERET
  | [dsb]; po
(* contextually-ordered-before *)
let ctxob =
  speculative; [MSR][CSE]
  | [MSR]; po; [CSE]
  | [CSE]; po
(* atomic-ordered-before *)
let aob =
  [TakeInterrupt]; po
(* barrier-ordered-before *)
let bob =
  bob | ctxob | asyncob+
  (* Internal visibility requirement *)
  acyclic po-loc | fr | co | rf as
  internal
  (* External visibility requirement *)
  irreflexive ob as external
  (* Atomic: Basic LDR/STLR
  constraint to forbid intervening
  writes. *)
  empty raw & (fr; coe) as atomic
let ob = {obs | dob | aob |
```

Acknowledgements We thank Richard Grisenthwaite (Arm EVP, Chief Architect, and Fellow), Martin Weidmann (Director of Product Management, Arm Architecture and Technology Group), and Will Deacon (Google) for detailed discussions about the Arm architecture. We thank Ben Laurie and Sarah de Haas (Google) for their support. We thank Jonathan Woodruff and others at the CL for their insightful discussions. This work was funded in part by Google. This work was funded in part by Arm. This work was funded in part by an AUFF starter grant (Pichon-Pharabod). This work was funded in part by two Amazon Research Awards (Pichon-Pharabod; Sewell and Simmer). This work was funded in part by UK Research and Innovation (UKRI) under the UK government's Horizon Europe funding guarantee for ERC-AdG-2022, EP/Y035976/1 SAFER. This project has received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement No 789108, ERC-AdG-2017 ELVER). This work is supported by ERC-2024-POC grant ELVER-CHECK, 101189371. Funded by the European Union. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or the European Research Council Executive Agency. Neither the European Union nor the granting authority can be held responsible for them. This work was supported in part by the Innovate UK project Digital Security by Design (DSbD) Technology Platform Prototype, 105694. The authors would like to thank the Isaac Newton Institute for Mathematical Sciences, Cambridge, for support and hospitality during the programme Big Specification, where work on this paper was undertaken. This work was supported by EPSRC grant EP/Z000580/1. This work was funded in part by a Royal Society University Research Fellowship. One of the authors has received funding from the UK Advanced Research and Innovation Agency (ARIA) as part of the project Qbs4Safety: Core Representation Underlying Safeguarded AI.