Precise Exceptions in Relaxed Architectures

Ben Simner¹ Alasdair Armstrong¹ Thomas Bauereiss¹ Brian Campbell² Ohad Kammar² Jean Pichon-Pharabod³ Peter Sewell¹

...in collaboration with Arm

¹University of Cambridge ²University of Edinburgh ³Aarhus University 2025-06


Precision (à la Hennessy & Patterson): exceptions appear to execute **between** instructions

sequential definition incompatible?


w/ relaxed architectures (e.g. Arm)


Relaxed memory — Observably out-of-order on Arm

Arm, RISC-V, and POWER allow observable outof-order and speculative execution



[A tree of partially and completely executed fetch-decode-execute instances, on a single hardware thread, in real-hardware or operational-model execution.]








Precision: not just a fence?

- · out-of-order execution across exceptions?
- · speculation?
- · store forwarding?
- · context synchronisation?

- external aborts: might-raise-exception?
- interrupts? ...and the GIC?
- how to specify all this, w.r.t. the architectural intent, hardware behaviour, and system-software requirements?

Contributions

Testing hardware: Custom test harness with over 60 hand-written litmus tests.



rpi5 \$./harness_kvm SB+svc-erets -n500k -q
Test SB+svc-erets Allowed
States 4
229760:>0:X2=1;1:X2=1;
95467:>0:X2=0;1:X2=1;
174771:>0:X2=1;1:X2=0;
2:>0:X2=0;1:X2=0;
0k
Witnesses
Positive: 2 Negative: 499998
Observation SB+svc-erets Sometimes 2 499998
Time SB+svc-erets 214.449

Name	m6g	m7g	m8g	odroid	m2	pi3	pi4	pi5
MP+dmb+ctrl-svc	0/ _{16M}	0/ _{24M}	$\theta/_{12M}$	θ/ _{329M}	θ/ _{368M}	θ/ _{10M}	θ/ _{23θM}	θ/ _{136M}
MP+dmb+ctrlelr	0/ _{16M}	θ/ _{24M}	θ/ _{12M}	θ/ _{329M}	θ/ _{366M}	θ/ _{30M}	θ/ _{318M}	θ/ _{130M}
MP+svc-eret+addr	U ₀ / _{16M}	U0/24M	U ₀ / _{12M}	149K/ _{328M}	U ₀ /360M	376/ _{9M}	U ₀ / _{228M}	12/ _{136M}
MP.EL1+dmb+dataesrsvc	0/ _{16M}	0/ _{24M}	θ/ _{12M}	0/ _{16M}	⁰/₀	θ/ _{4M}	0/ _{14M}	θ/ _{27M}
S+dmb+svc	U0/16M	U0/24M	$^{U_{\theta}}/_{12M}$	U ₀ / _{328M}	U ₀ /360M	U ₀ / _{41M}	U ₀ / _{222M}	U ₀ / _{101M}
SB+dmb+eret	60/ _{16M}	120/ _{24M}	²¹³ / _{12M}	²⁶² / _{328M}	12K/ _{366M}	203K/ _{41M}	946K/ _{222M}	4K/ _{100M}
SB+dmb+rfisvc-addr	4/ _{16M}	²³⁵ / _{24M}	1K/ _{12M}	305K/ _{328M}	12/ _{368M}	1M/ _{30M}	7K/ _{316M}	197K/ _{128M}
MP+dmb+fault	0/ _{16M}	θ/ _{24M}	θ/ _{12M}	0/ _{74M}	θ/θ	θ/ _{2M}	0/ _{46M}	θ/ _{80M}

[Selected results. Observations/total runs. $^{\mathrm{U}}$ =Allowed-but-unseen.]

A Model for Arm: OoO over exceptions.

Runnable in the Isla symbolic evaluator for Sail:

 $\$ isla-axiomatic [...] -model exn.cat SB+svc-erets.litmus.toml SB+svc-erets allowed (1 of 1) 2785ms ?

Acknowledgements We thank Richard Grisenthwaite (Arm EVP, Chief Architect, and Fellow), Martin Weidmann (Director of Product Management, Arm Architecture and Technology Group), and Will Deacon (Google) for detailed discussions about the Arm architecture. We thank Ben Laurie and Sarah de Haas (Google) for their support. We thank Jonathan Woodruff and others at the CL for their insightful discussions. This work was funded in part by Google. This work was funded in part by Arm. This work was funded in part by a funded in part by the Amazon Research Awards (Pichon-Pharabod; Sewell and Simner). This work was funded in part by UK Research and Innovation (UKRI) under the UK government's Horizon Europe funding guarantee for ERC-AdG-2022, EP/Y035976/1 SAFER. This project has received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement No 789108, ERC-AdG-2017 ELVER). This work is supported by ERC-2024-POC grant ELVER-CHECK, 101189371. Funded by the European Union. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or the European Union nor the granting authority can be held responsible for them. This work was supported by the Innovate UK project Digital Security by Design (DSbD) Technology Platform Prototype, 105694. The authors would like to thank the Isaac Newton Institute for Mathematical Sciences, Cambridge, for support and hospitality during the programme Big Specification, where work on this paper was undertaken. This work was supported by EPSRC grant EP/Z000580/1. This work was funded in part by a Royal Society University Research Fellowship. One of the authors has received funding from the UK Advanced Research and Innovation Agency (ARIA) as part of the project Obs4Safety: Core Representation Underlying Safeguarded AI.